MEMORY Un-buffered

$2\,\mathrm{M} \times 64\,\mathrm{BIT}$ SYNCHRONOUS DYNAMIC RAM SO-DIMM

MB8502S064AD-100/-84/-67

144-pin, 1 clock, 1-bank, based on 2 M×8 BIT SDRAMs with SPD

■ DESCRIPTION

The Fujitsu MB8502S064AD is a fully decoded, CMOS Synchronous Dynamic Random Access Memory (SDRAM) Module consisting of eight MB81117822A devices which organized as two banks of 2 M \times 8 bits and a 2K-bit serial EEPROM on a 144-pin glass-epoxy substrate.

The MB8502S064AD features a fully synchronous operation referenced to a positive edge clock whereby all operations are synchronized at a clock input which enables high performance and simple user interface coexistence.

The MB8502S064AD is optimized for those applications requiring high speed, high performance and large memory storage, and high density memory organizations.

This module is ideally suited for workstations, PCs, laser printers, and other applications where a simple interface is needed.


■ PRODUCT LINE & FEATURES

Para	ameter	MB8502S064AD-100	MB8502S064AD-84	MB8502S064AD-67
Clock Frequency		100 MHz max.	84 MHz max.	67 MHz max.
Burst Mode Cycle	Time	10 ns max. (CL = 3) 15 ns max. (CL = 2)	12 ns max. (CL = 3) 17 ns max. (CL = 2)	15 ns max. (CL = 3) 20 ns max. (CL = 2)
RAS Access Time		54 ns max.	56 ns max.	60 ns max.
CAS Access Time		24 ns max. 26 ns max.		30 ns max.
Output Valid from Clock		8.5 ns max. (CL = 3) 9 ns max. (CL = 2)	8.5 ns max. (CL = 3) 9 ns max. (CL = 2)	9 ns max. (CL = 3) 10 ns max. (CL = 2)
Power	Burst Mode	3888 mW max.	3600 mW max.	3312 mW max.
Dissipation	Power Down Mode		57.6 mW max.	

- Un-buffered 144-pin DIMM Socket Type (Lead pitch : 0.8 mm)
- Conformed to JEDEC Standard (1 CLK)
- Organization: 2,097,152 words €x64 bits
- Memory: MB81117822A (2 M × 8, 2-bank) × 8 pcs.
- $3.3 \text{ V} \pm 0.3 \text{ V}$ Supply Voltage
- All input/output LVTTL compatible

- 2048 Refresh Cycle every 32.8 ms
- · Auto and Self Refresh
- CKE Power Down Mode
- DQM Byte Masking (Read/Write)
- Serial Presence Detect (SPD) with Serial EEPROM
- Module size :
 - 1.0" (height) \times 2.66" (length) \times 0.15" (thick)

■ PACKAGE




Package and Ordering Information

- 144-pin SO-DIMM, order as MB8502S064AD-xxDG (DG=Gold Pad)

■ PIN ASSIGNMENTS

Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name
1	Vss	49	DQ ₁₃	97	DQ ₂₂	2	Vss	50	DQ ₄₅	98	DQ ₅₄
3	DQ ₀	51	DQ ₁₄	99	DQ ₂₃	4	DQ ₃₂	52	DQ ₄₆	100	DQ ₅₅
5	DQ ₁	53	DQ ₁₅	101	Vcc	6	DQ ₃₃	54	DQ ₄₇	102	Vcc
7	DQ ₂	55	Vss	103	A ₆	8	DQ ₃₄	56	Vss	104	A 7
9	DQ₃	57	N.C.	105	A8	10	DQ ₃₅	58	N.C.	106	A ₁₁
11	Vcc	59	N.C.	107	Vss	12	Vcc	60	N.C.	108	Vss
13	DQ ₄	61	CLK	109	A 9	14	DQ ₃₆	62	CKE	110	N.C.
15	DQ ₅	63	Vcc	111	A ₁₀	16	DQ ₃₇	64	Vcc	112	N.C.
17	DQ ₆	65	RAS	113	Vcc	18	DQ ₃₈	66	CAS	114	Vcc
19	DQ ₇	67	WE	115	DQMB ₂	20	DQ ₃₉	68	N.C.	116	DQMB ₆
21	Vss	69	CS ₀	117	DQMB ₃	22	Vss	70	N.C.	118	DQMB ₇
23	DQMB ₀	71	N.C.	119	Vss	24	DQMB ₄	72	N.C.	120	Vss
25	DQMB ₁	73	N.C.	121	DQ ₂₄	26	DQMB ₅	74	N.C.	122	DQ ₅₆
27	Vcc	75	Vss	123	DQ ₂₅	28	Vcc	76	Vss	124	DQ ₅₇
29	A ₀	77	N.C.	125	DQ ₂₆	30	Аз	78	N.C.	126	DQ ₅₈
31	A 1	79	N.C.	127	DQ ₂₇	32	A ₄	80	N.C.	128	DQ59
33	A ₂	81	Vcc	129	Vcc	34	A 5	82	Vcc	130	Vcc
35	Vss	83	DQ ₁₆	131	DQ ₂₈	36	Vss	84	DQ ₄₈	132	DQ ₆₀
37	DQ ₈	85	DQ ₁₇	133	DQ ₂₉	38	DQ ₄₀	86	DQ ₄₉	134	DQ ₆₁
39	DQ ₉	87	DQ ₁₈	135	DQ ₃₀	40	DQ ₄₁	88	DQ ₅₀	136	DQ ₆₂
41	DQ ₁₀	89	DQ ₁₉	137	DQ ₃₁	42	DQ ₄₂	90	DQ ₅₁	138	DQ ₆₃
43	DQ ₁₁	91	Vss	139	Vss	44	DQ ₄₃	92	Vss	140	Vss
45	Vcc	93	DQ ₂₀	141	SDA	46	Vcc	94	DQ ₅₂	142	SCL
47	DQ ₁₂	95	DQ ₂₁	143	Vcc	48	DQ ₄₄	96	DQ ₅₃	144	Vcc



■ PIN DESCRIPTIONS

Symbol	I/O	Function	Symbol	I/O	Function
A ₀ to A ₁₁	I	Address Input	ŪS₀	I	Chip Select
RAS	ı	Row Address Strobe	DQ₀ to DQ₃₃	I/O	Data Input/Data Output
CAS	I	Column Address Strobe	Vcc	_	Power Supply (+3.3 V)
WE	I	Write Enable	Vss	_	Ground (0 V)
DQMB ₀ to DQMB ₇	ı	Data (DQ) Mask	N.C.	_	No Connection
CLK	I	Clock Input	SCL	I	Serial PD Clock
CKE	I	Clock Enable	SDA	I/O	Serial PD Address/Data Input/Output


■ SERIAL-PD INFORMATION

Byte	Function Described		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0	Defines Number of Bytes Written into	128 Byte	1	0	0	0	0	0	0	0
	Serial Memory at Module Manufacture									
1	Total Number of Bytes of SPD Memory	256 Byte	0	0	0	0	1	0	0	0
2	Fundamental Memory Type	SDRAM	0	0	0	0	0	1	0	0
3	Number of Row Addresses	11	0	0	0	0	1	0	1	1
4	Number of Column Addresses	9	0	0	0	0	1	0	0	1
5	Number of Module Banks	1 bank	0	0	0	0	0	0	0	1
6	Data Width	64 bit	0	1	0	0	0	0	0	0
7	Data Width (Continuation)	+0	0	0	0	0	0	0	0	0
8	Interface Type	LVTTL	0	0	0	0	0	0	0	1
9	SDRAM Cycle time	10 ns	1	0	1	0	0	0	0	0
		12 ns	1	1	0	0	0	0	0	0
		15 ns	1	1	1	1	0	0	0	0
10	SDRAM Access from Clock	8.5 ns	1	0	0	0	0	1	0	1
		9 ns	1	0	0	1	0	0	0	0
11	DIMM Configuration Type	Non-Parity	0	0	0	0	0	0	0	0
12	Refresh Rate/Type	Self, Norm	1	0	0	0	0	0	0	0
13	SDRAM Module Attributes	UN-Buffer	0	0	0	0	0	0	0	0
14	SDRAM Device Attributes	(*)	0	0	0	0	0	1	1	0
15	Minimum Clock Delay Back to Back	1 Cycle	0	0	0	0	0	0	0	1
l	Random Column Address									
16	Burst Lengths Supported	1, 2, 4, 8	0	0	0	0	1	1	1	1
17	Number of Banks on Each SDRAM Device	2 bank	0	0	0	0	0	0	1	0
18	CAS Latency	2, 3	0	0	0	0	0	1	1	0
19	CS Latency	0	0	0	0	0	0	0	0	1
20	Write Latency	0	0	0	0	0	0	0	0	1
21 to 31	Reserved for Future Offerings	_	0	0	0	0	0	0	0	0
32 to 63	Superset Information	_	0	0	0	0	0	0	0	0
64 to 127		_	0	0	0	0	0	0	0	0
128+	Unused Storage Locations	_	-	_	_	_	_	_	_	_

Note: Any write operation must NOT be executed into the addresses of Byte 0 to Byte 127. Some or all data stored into Byte 0 to Byte 127 may be broken.

(*) Byte 14: SDRAM Device Attributes

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TBD	TBD	TBD	TBD	Supported Single Write/ Burst Read	Supported Precharge All	Supported Auto- Precharge	Supported Early RAS Precharge
0	0	0	0	0	1	1	0



■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Va	Value			
Farameter	Symbol	Min.	Max.	Unit		
Supply Voltage*	Vcc	-0.5	+4.6	V		
Input Voltage*	Vin	-0.5	+4.6	V		
Output Voltage*	Vouт	-0.5	+4.6	V		
Storage Temperature	Тѕтс	– 55	+125	°C		
Power Dissipation	PD	_	10.4	W		
Output Current (D.C.)	Іоит	-50	+50	mA		

^{*:} Voltages referenced to Vss (= 0 V)

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol			Unit	
Farameter	Notes	Зуньы	Min.	Тур.	Max.	Offic
Supply Voltage	*4	Vcc	3.0	3.3	3.6	V
Supply Voltage	Ī	Vss	0	0	0	V
Input High Voltage, All Inputs	*1	ViH	2.0	_	Vcc + 0.5	V
Input Low Voltage, All Inputs	*1, 2	VIL	-0.5	_	0.8	V
Ambient Temperature		TA	0	_	+70	°C

^{*1.} Voltages referenced to Vss (= 0 V)

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses , operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

^{*2.} V_{\parallel} (min) = -1.5 V AC (Pulse Width \leq 5 ns)

■ CAPACITANCE

 $(Vcc = +3.3 \text{ V}, f = 1 \text{ MHz}, T_A = +25^{\circ}C)$

Paramet	or	Symbol	Va	lue	Unit
raiaillei	CI	Зупион	Min.	Max.	
	A ₀ to A ₁₁	C _{IN1}	_	33	pF
	RAS, CAS, WE	C _{IN2}	_	31	pF
	$\overline{\text{CS}}_0, \overline{\text{CS}}_2$	Сімз	_	39	pF
Input Capacitance	CKE	C _{IN4}	_	33	pF
	CLK	C _{IN5}	_	32	pF
	DQMB ₀ to DQMB ₇	CIN6	_	9	pF
	SCL	Cscl	_	5	pF
Input/Output Capacitance	SDA	CSDA	_	5	pF
	DQ ₀ to DQ ₆₃	CDQ	_	11	pF

■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.)

Doromotor	Notes		Cumbal	Test Condition	Va	lue	Unit
Parameter	Notes		Symbol	rest Condition	Min.	Max.	Unit
		MB8502S064AD-100		No Burst;		680	mA
		MB8502S064AD-84	Icc1s	tck = min	_	640	mA
Operating Current	*2	MB8502S064AD-67		One Bank Active		600	mA
(Average Power Supply Current)	2	MB8502S064AD-100		No Burst;		1040	mA
		MB8502S064AD-84	Icc1D	tck = min trc = min		960	mA
		MB8502S064AD-67		All Banks Active		880	mA
Precharge Standby Current (Power	*2		Ісс2Р	CKE = V _{IL} , t _{CK} = min All Banks Idle	_	16	mA
Supply Current)	۷		Icc2N	CKE = V _{IH} , tck = min All Banks Idle	_	240	mA
Active Standby Current (Power	*2		Іссзр	CKE = V _{IL} , t _{CK} = min Any Bank Active	_	240	mA
Supply Current)	2		Іссзи	CKE = V _{IH} , tcκ = min Any Bank Active	_	400	mA
Burst Mode Current		MB8502S064AD-100			_	1080	mA
Burst Mode Current (Average Power Supply Current)	*2	MB8502S064AD-84	Icc4	tck = min	_	1000	mA
Supply Current)		MB8502S064AD-67			_	920	mA
Auto-Refresh Current		MB8502S064AD-100		Auto Refresh	_	880	mA
(Average Power	*2	MB8502S064AD-84	Icc5	tck = min trc = min	_	800	mA
Supply Current)		MB8502S064AD-67		tred = min	_	720	mA
Self-Refresh Current (Average Power Supply	/ Currer	nt)	Icc ₆	tck = VIL	_	16	mA
Input Leakage Current	(All Inpi	uts)	l _{l(L)}	$0 \text{ V} \le \text{V}_{\text{IN}} \le \text{V}_{\text{CC}}$ All other pins not under test = 0 V $3.0 \text{ V} \le \text{V}_{\text{CC}} \le 3.6 \text{ V}$	-50	50	μΑ
Output Leakage Currer	nt		I _{O(L)}	Output is disabled (Hi-Z) $0 \text{ V} \leq \text{Vout} \leq \text{Vcc}$ $3.0 \text{ V} \leq \text{Vcc} \leq 3.6 \text{ V}$	-10	10	μА
LVTTL Output High Voltage	*1		Vон	lон = −2.0 mA	2.4	_	V
LVTTL Output Low Voltage	*1		Vol	I _{OL} = +2.0 mA		0.4	V

- **Notes:** *1. Voltages referenced to Vss (= 0 V)
 - *2. lcc depends on the output termination, load conditions, clock cycle rate and signal clock rate. The specified values are obtained with the output open and no termination register.
 - *3. An initial pause (DESL on NOP) of 200 µs is required after power-on followed by a minimum of eight Auto-refresh cycles.
 - *4. DC characteristics is the Serial PD standby state (VIN = GND or Vcc).

■ AC CHARACTERISTICS

(1) BASE CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.)

No.	Parameter Notes		Symbol	MB8502 -1	S064AD 00	MB8502 -8	S064AD 34	MB8502 -6		Unit
				Min.	Max.	Min.	Max.	Min.	Max.	
1	Clock Period	CL = 3	t ск	10	_	12	_	15	_	ns
'	Clock Feriod	CL = 2	ICK	15	_	17	_	20	_	ns
2	Clock High Time		t cH	4	_	4	_	4	_	ns
3	Clock Low Time		t cL	4		4		4		ns
4	CS Set Up Time		t sc	3	_	3	_	3	_	ns
5	CS Hold Time		t HC	1	_	1	_	1	_	ns
6	Input Set Up Time		t sı	3		3		3		ns
7	Input Hold Time		tнı	1	_	1	_	1	_	ns
8	Data Input Set Up Time		tsid	3	_	3	_	3	_	ns
9	Data Input Hold Time		t HID	1	_	1	_	1	_	ns
10	Output Valid	CL = 3	_	_	8.5	_	8.5	_	9	
10	from Clock *1, *2 (tclk = min)	CL = 2	t ac	_	9	_	9	_	10	ns
11	Output in Low-Z		tolz	3	_	3	_	3	_	ns
12	Output in High-Z *3		t onz	3	_	3		3	_	ns
13	Output Hold Time		tон	3	_	3	_	3	_	ns
14	Time between Refresh		tref	_	32.8	_	32.8	_	32.8	ms
15	Transition Time		tτ	0.5	2	0.5	2	0.5	2	ns
16	Power Down Exit Time		t PDE	3		4	_	5	_	ns

(2) BASE VALUES FOR CLOCK COUNT/LATENCY

No.	Parameter	Notes	Symbol		S064AD 00		S064AD 34		S064AD 67	Unit
				Min.	Max.	Min.	Max.	Min	Max.	
1	RAS Cycle Time	*4	t RC	90	_	100	_	110	_	ns
2	RAS Access Time	*5	t rac	_	54	_	56		60	ns
3	CAS Access Time	*6, *9	t cac		24	_	26		30	ns
4	RAS Precharge Time		t RP	30	_	35	_	40	_	ns
5	RAS Active Time		t RAS	60	100000	65	100000	70	100000	ns
6	RAS to CAS Delay Time	*7	t RCD	30	_	30	_	30	_	ns
7	Write Recovery Time		t wr	10	_	12	_	15	_	ns
8	Write Precharge Time		t RWL	10	_	12	_	15	_	ns
9	RAS to RAS Bank Active Delay Time		t rrd	30	_	30	_	30	_	ns

(3) CLOCK COUNT FORMULA (*8)


$$Clock \ge \frac{Base\ Value}{Clock\ Period} \ \ (Round\ off\ a\ whole\ number)$$

(4) LATENCY (The latency values on these parameters are fixed regardless of clock period.)

No.	Parameter		Symbol	MB8502S064AD -100	MB8502S064AD -84	MB8502S064AD -67	Unit
1	CKE to Clock Disable		Іске	1	1	1	Cycle
2	DQM to Output in High-Z	-	ldQz	2	2	2	Cycle
3	DQM to Input Data Delay	/	IDQD	0	0	0	Cycle
4	Last Output to Write Con Delay	nmand	lowd	2	2	2	Cycle
5	Write Command to Input Data Delay		lowo	0	0	0	Cycle
6	Precharge to	CL = 3	Ігон	3	3	3	Cycle
"	Output in High-Z Delay	CL = 2	IROH	2	2	2	Cycle
7	Mode Register Access to Bank Active (min)		I MRD	2	2	2	Cycle
8	CAS to CAS Delay (min)		Iccd	1	1	1	Cycle
9	CAS Bank Delay (min)		Ісво	1	1	1	Cycle

- Notes: *1. Assumes trop and toac are satisfied.
 - *2. tac also specifies the access time at burst mode except for first access.
 - *3. Specified where output buffer is no longer driven.
 - *4. Actual clock count of trc (Irc) will be sum of clock count of tras (Iras) and trp (Irp).
 - *5. trac is a reference value. Maximum value is obtained from the sum of trcb (min) and tcac (max).
 - *6. Assumes trac and tac are satisfied.
 - *7. Operation within the trod (min) ensures that trac can be met; if trod is greater than the specified trod (min), access time is determined by toac and tac.
 - *8. All base values are measured from the clock edge at the command input to the clock edge for the next command input.
 - All clock counts are calculated by a simple formula:
 - clock count equals base value divided by clock period (round off to a whole number).
 - *9. The Icac (CAS latency : CL) is programmed by the mode register.
 - *10. An initial pause (DESL on NOP) of 200 μs is required after power-up followed by a minimum of eight Auto-refresh cycles.
 - *11. 1.4 V or V_{REF} is the reference level for measuring timing of signals. Transition times are measured between V_{IH} (min) and V_{IL} (max).
 - *12. AC characteristics assume $t_T = 1$ ns and 30 pF of capacitive load.
 - *Source: See MB811171822A Data Sheet for details on the electricals.

■ AC OPERATING TEST CONDITION (Example of AC Test Load Circuit)



■ SERIAL PRESENCE DETECT (SPD) FUNCTION

1. PIN DESCRIPTIONS

SCL (Serial Clock)

SCL input is used to clock all data input/output of SPD

SDA (Serial Data)

SDA is a common pin used for all data input/output of SPD. The SDA pull-up resistor is required due to the open-drain output.

SA₀, SA₁, SA₂ (Address)

Address inputs are used to set the least significant three bits of the eight bits slave address. The address inputs must be fixed to select a particular module and the fixed address of each module must be different each other. For this module, any address inputs are not required because all addresses (SA₀, SA₁, SA₂) are driven to Vss on the module.

2. SPD OPERATIONS

CLOCK and DATA CONVENTION


Data states on the SDA can change only during SCL=Low. SDA state changes during SCL=High are indicated start and stop conditions. Refer to Fig.1 below.

START CONDITION

All commands are preceded by a start condition, which is a transition of SDA state from High to Low when SCL=High. SPD will not respond to any command until this condition has been met.

STOP CONDITION

All read or write operation must be terminated by a stop condition, which is a transition of SDA state from Low to High when SCL=High. The stop condition is also used to make the SPD into the state of standby power mode after a read sequence.



ACKNOWLEDGE

Acknowledge is a software convention used to indicate successful data transfer. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle the receiver will put the SDA line to Low in order to acknowledge that it received the eight bits of data.

The SPD will respond with an acknowledge when it received the start condition followed by slave address issued by master.

In the read operation, the SPD will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is issued by master, the SPD will continue to transmit data. If an acknowledge is not detected, the SPD will terminated further data transmissions. The master must then issue a stop condition to return the SPD to the standby power mode.

In the write operation, upon receipt of eight bits of data the SPD will respond with an acknowledge, and await the next eight bits of data, again responding with an acknowledge until the stop condition is issued by master.


SLAVE ADDRESS ADDRESSING

Following a start condition, the master must output the eight bits slave address. The most significant four bits of the slave address are device type identifier. For the SPD this is fixed as 1010[B]. Refer to the Fig.2 below.

The next three significant bits are used to select a particular device. A system could have up to eight SPD devices—namely up to eight modules—on the bus. The eight addresses for eight SPD devices are defined by the state of the SA₀, SA₁ and SA₂ inputs. For this module, the three bits are fixed as 000[B] because all addresses are driven to Vss on the module. Therefore, no address inputs are required.

The last bit of the slave address defines the operation to be performed. When R/\overline{W} bit is "1", a read operation is selected, when R/\overline{W} bit is "0", a write operation is selected.


Following the start condition, the SPD monitors the SDA line comparing the slave address being transmitted with its slave address (device type and state of SA_0 , SA_1 , and SA_2 inputs). Upon a correct compare the SPD outputs an acknowledge on the SDA line. Depending on the state of the R/\overline{W} bit, the SPD will execute a read or write operation.



3. READ OPERATIONS


CURRENT ADDRESS READ

Internally the SPD contains an address counter that maintains the address of the last data accessed, incremented by one. Therefore, if the last access (either a read or write operation) was to address(n), the next read operation would access data from address(n+1). Upon receipt of the slave address with the R/\overline{W} bit = "1", the SPD issues an acknowledge and transmits the eight bits of data during the next eight clock cycles. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig.3 for the sequence of address, acknowledge and data transfer.



RANDOM READ


Random Read operations allow the master to access any memory location in a random manner. Prior to issuing the slave address with the R/\overline{W} bit = "1", the master must first perform a "dummy" write operation on the SPD. The master issues the start condition, and the slave address followed by the word address. After the word address acknowledge, the master immediately reissues the start condition and the slave address with the R/\overline{W} bit = "1". This will be followed by an acknowledge from the SPD and then by the eight bits of data. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig.4 for the sequence of address, acknowledge and data transfer.



SEQUENTIAL READ

Sequential Read can be initiated as either a current address read or random read. The first data are transmitted as with the other read mode, however, the master now responds with an acknowledge, indicating it requires additional data. The SPD continues to output data for each acknowledge received. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig.5 for the sequence of address, acknowledge and data transfer.

The data output is sequential, with the data from address(n) followed by the data from address(n+1). The address counter for read operations increments all address bits, allowing the entire memory contents to be serially read during one operation. At the end of the address space (address 255), the counter "rolls over" to address 0 and the SPD continues to output data for each acknowledge received.




4. DC CHARACTERISTICS

Parameter	Note	Symbol	Condition	Value		Unit
				Min.	Max.	Onit
Input Leakage Current		Sili	0 V ≤ V _{IN} ≤ V _{CC}	-10	10	μΑ
Output Leakage Current		SILO	0 V ≤ Vout ≤ Vcc	-10	10	μΑ
Output Low Voltage	*1	Svol	IoL = 3.0 mA	_	0.4	V


Note: *1. Referenced to Vss.

5. AC CHARACTERISTICS

No.	Parameter	Symbol	Min.	Max.	Unit
1	SCL Clock Frequency	fscL	0	100	KHz
2	Noise Suppression Time Constant at SCL, SDA Inputs	Tı	_	100	ns
3	SCL Low to SDA Data Out Valid	t AA	_	3.5	μs
4	Time the Bus Must Be Free Before a New Transmission Can Start	t BUF	4.7	_	μs
5	Start Condition Hold Time	thd:sta	4.0	_	μs
6	Clock Low Period	tLOW	4.7	_	μs
7	Clock High Period	t HIGH	4.0	_	μs
8	Start Condition Set Up Time	tsu:sta	4.7	_	μs
9	Data In Hold Time	thd:dat	0	_	μs
10	Data In Set Up Time	tsu:dat	250	_	ns
11	SDA and SCL Rise Time	t R	_	1	μs
12	SDA and SCL Fall Time	t⊧	_	300	ns
13	Stop Condition Set Up Time	t su:sto	4.7	_	μs
14	Data Out Hold Time	t DH	100	_	ns
15	Write Cycle Time	twr	_	15	ms



■ PACKAGE DIMENSIONS



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan

Tel: (044) 754-3763 Fax: (044) 754-3329

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000

Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park

Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220 All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.

F9703

© FUJITSU LIMITED Printed in Japan